PIC24FJ128GA008-I/PT【PDF 8/258 页】IC PIC MCU FLASH 128K 80TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

4页 5页 6页 7页 [8页]9页 10页 11页 12页

2005-2012 Microchip Technology Inc.

DS39747F-page 105

PIC24FJ128GA010 FAMILY

9.0

POWER-SAVING FEATURES

The PIC24FJ128GA010 family of devices provides the

ability to manage power consumption by selectively

managing clocking to the CPU and the peripherals. In

general, a lower clock frequency and a reduction in the

number of circuits being clocked constitutes lower

consumed power. All PIC24F devices manage power

consumption in four different ways:

Clock Frequency

Instruction-Based Sleep and Idle modes

Software-Controlled Doze mode

Selective Peripheral Control in Software

Combinations of these methods can be used to selec-

tively tailor an application’s power consumption, while

still maintaining critical application features, such as

timing-sensitive communications.

9.1

Clock Frequency and Clock

Switching

PIC24F devices allow for a wide range of clock

frequencies to be selected under application control. If

the system clock configuration is not locked, users can

choose low-power or high-precision oscillators by simply

changing the NOSC bits. The process of changing a sys-

tem clock during operation, as well as limitations to the

process, are discussed in more detail in Section 8.0

“Oscillator Configuration”

9.2

Instruction-Based Power-Saving

Modes

PIC24F devices have two special power-saving modes

that are entered through the execution of a special

PWRSAV

instruction. Sleep mode stops clock operation

and halts all code execution; Idle mode halts the CPU

and code execution, but allows peripheral modules to

continue operation. The assembly syntax of the

PWRSAV

instruction is shown in Example 9-1.

Sleep and Idle modes can be exited as a result of an

enabled interrupt, WDT time-out or a device Reset.

When the device exits these modes, it is said to

“wake-up”.

9.2.1

SLEEP MODE

Sleep mode has these features:

The system clock source is shut down. If an

on-chip oscillator is used, it is turned off.

The device current consumption will be reduced

to a minimum provided that no I/O pin is sourcing

current.

The Fail-Safe Clock Monitor does not operate

during Sleep mode since the system clock source

is disabled.

The LPRC clock will continue to run in Sleep

mode if the WDT is enabled.

The WDT, if enabled, is automatically cleared

prior to entering Sleep mode.

Some device features or peripherals may

continue to operate in Sleep mode. This includes

items, such as the input change notification on the

I/O ports, or peripherals that use an external clock

input. Any peripheral that requires the system

clock source for its operation will be disabled in

Sleep mode.

The device will wake-up from Sleep mode on any of

these events:

On any interrupt source that is individually

enabled

On any form of device Reset

On a WDT time-out

On wake-up from Sleep, the processor will restart with

the same clock source that was active when Sleep

mode was entered.

EXAMPLE 9-1:

PWRSAV

INSTRUCTION SYNTAX

Note:

This data sheet summarizes the features of

this group of PIC24F devices. It is not

intended to be a comprehensive reference

source. Refer to Section 10. Power-

Saving

Features”

(DS39698) in the

“PIC24F Family Reference Manual”

for

more information.

Note:

SLEEP_MODE

and IDLE_MODE are con-

stants defined in the assembler include

file for the selected device.

PWRSAV#SLEEP_MODE

; Put the device into SLEEP mode

PWRSAV#IDLE_MODE

; Put the device into IDLE mode

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式